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Poly-Si0.8Ge0.2 and poly-Si gate n-channel metal oxide semiconductor capacitors with very thin gate oxides were fabricated. Poly-
gate depletion effects (PDE) in these devices were analyzed. Lower sheet resistance, higher dopant activation rate, higher active
dopant concentration near the poly/SiO2 interface, and, therefore, improved PDE were found in phosphorus-implanted poly-
Si0.8Ge0.2 gate as compared to poly-Si gate devices. As a result, poly-Si0.8Ge0.2 gate devices provide more inversion charge and
therefore potentially provide higher current drive in metal oxide semiconductor transistors. 
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ductor devices are continually being scaled to the sub-micron regime
for higher levels of integration and performance. For process simplic-
ity, the poly-Si gates are typically doped after patterning by the same
ion implantation steps used to form the source-drain regions.
However, this doping method does not yield sufficiently high active
dopant concentration at the critical gate-dielectric interface, leading to
problems associated with depletion of the gate under strong inversion
bias. As a result, the effective gate-dielectric thickness increases,
which distorts the metal oxide semiconductor (MOS) capacitance
characteristics.1 The energy band bending in the poly-Si induces a
voltage drop across the gate, which degrades MOS field effect tran-
sistor (MOSFET) current characteristics as well.2 These poly-gate
depletion effects (PDE) are exacerbated as the gate-oxide thickness
and/or supply voltage is scaled down.3 Clearly the elimination of PDE
is necessary in order to yield better device performance. 
Currently, some CMOS processes have implemented silicon-ger-
manium (Si1-xGex) as an ultrashallow source-drain dopant diffusion
source.4 Poly-Si1-xGex is also a promising alternative to poly-Si as a
gate material due to its process compatibility and favorable electrical
properties, such as lower sheet resistance, higher dopant activation
rate, and tunable work function.5,6 However, little investigation has
been done to consider the impact of a poly-Si1-xGex gate on the PDE.
In this work, both poly-Si0.8Ge0.2 and poly-Si NMOS capacitors
were fabricated. The specific Ge mole fraction was chosen to provide
a high dopant-activation rate.5 The electrical properties for devices of
different oxide thicknesses and gate implant doses were obtained. A
one-dimensional (1-D) simulator using coupled Schrödinger and
Poisson equations and Fermi-Dirac statistics was used to generate
capacitance-voltage (C-V0 characteristics including the effects of
inversion-layer quantization and PDE. 
Measured C-V data were compared with simulated results to esti-
mate the active dopant concentrations near the poly/SiO2 interface.
Improvement in PDE is obtained with the use of poly-Si0.8Ge0.2. A
study on poly-Si1-xGex p-channel MOS (PMOS) devices with furnace
annealing or rapid thermal annealing (RTA) was also performed with
results published elsewhere.
Experimental 
NMOS capacitors were fabricated on (100) p-type silicon wafers
with local oxidation of silicon (LOCOS) isolation. After the definition
of the active region, the channel boron implant was performed through
a 200 Å sacrificial oxide. Wafers were then divided into six splits.
Undoped poly-Si deposited at 600°C was applied to three splits after
thermal growth of gate oxides with thicknesses targeted at 35, 45, and
65 Å. Undoped poly-Si0.8Ge0.2 deposited at 550°C7 was applied to the
other three groups which also had targeted oxide thicknesses of 35, 45,
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at the same time in order to suppress wafer-to-wafer variation. The
gate films were deposited in a conventional low-pressure chemical
vapor deposition LPCVD system with comparable grain sizes and
final thickness between 2500 and 3000 Å. 
Phosphorus was then implanted into all wafers at 60 keV, at doses
ranging from 5 3 1014 cm-2 to 5 3 1015 cm-2. After gate patterning,
devices were annealed at 900°C for 40 min, followed by back side
etching and finally a 400°C forming gas anneal. 
Results and Discussion 
Figure 1 shows the quasi-static C-V curves of both poly-Si0.8Ge0.2
and poly-Si MOS capacitors for various oxide thicknesses at the same
gate doping level. The following results are evident: (i) for both types
of devices, the thinner the gate oxide, the more capacitance reduction
in the inversion region. This is because a higher electric field will
cause more depletion near the poly/SiO2 interface; (ii) poly-Si0.8Ge0.2
devices exhibit less capacitance reduction in the inversion region and
therefore less PDE; and (iii) as gate oxide becomes thinner, poly-
Si0.8Ge0.2 devices significantly reduce PDE as compared to poly-Si
devices.
In order to predict the impact of PDE on current drive, the area
under each C-V curve was integrated from weak inversion (roughly
when Vg ~ 0.3 V) into strong inversion to estimate the inversion charge
density, Qinv. The Qinv ratio (Qinv,SiGe/Qinv,Si) which is an indicator of
the relative current of a poly-Si0.8Ge0.2 device compared to a poly-Si
device is plotted vs. (Vg-Vt) in Fig. 2. The ratio increases as (Vg-Vt)
increases and more than 6.5% current gain is expected in poly-
Figure 1. Comparison of measured quasi-static C-V curves for poly-
Si0.8Ge0.2 and poly-Si MOS capacitors. Devices are compared for different
gate oxide thicknesses: 35, 45, and 65 Å (target) for the same gate doping
concentration.ubject to ECS license or copyright; see http://www.ecsdl.org/terms_use.jsp
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1.5 V compared to conventional poly-Si devices.
To further investigate dopant activation behavior in the poly-films,
a self-consistent 1-D simulator was employed. This simulator was
developed at the University of California, Berkeley, and accounts for
the PDE as well as the inversion-layer quantization effect.8 The elec-
trically active dopant concentration near the poly/SiO2 interface,
-Npoly-inter, can be obtained by simply fitting measured C-V curves to
the model with high sensitivity (within 5% variation of the actual
value). 
Figure 3 shows the comparison between the measured C-V data
and the simulation results. The following characteristics were
observed: (i) Npoly-inter does not depend on oxide thickness for both
poly-Si0.8Ge0.2 and poly-Si devices. This is expected provided that all
poly-gates are processed under the same condition and no significant
dopant penetration through the gate oxide occurs; and (ii) a higher 
Npoly-inter value is found for poly-Si0.8Ge0.2 as compared to poly-Si
devices at the same doping level, as expected.
Npoly-inter has generally been assumed to represent the active
dopant concentration throughout the bulk of the gate.1,3 However in
reality, Npoly-inter represents only the concentration within the first ~10Å 8 of the gate near the SiO2 interface, and the bulk active dopant con-
centration (Npoly-bulk) may differ significantly. Using the Hall mea-
surement technique, Npoly-bulk for different devices was measured.
The physical dopant concentration (Npoly-physical) was then calculated
from the implant dose divided by the film thickness. The resulting data
are shown in Fig. 4.
It can be seen that for large Npoly-bulk (typically >3 3 1019 cm-3),
Npoly-bulk tends to be larger than Npoly-inter. With the same gate dose of
3 3 1015 cm-2, the poly-Si0.8Ge0.2 device shows about twice as much
Npoly-inter than the poly-Si device. Lower sheet resistance and higher
activation rate of phosphorus in poly-Si0.8Ge0.2 due to higher Npoly-
bulk were also found, consistent with previous findings.5,6 Since the
solid solubility of phosphorus in poly-Si1-xGex decreases as Ge con-
tent increases,9 secondary grain growth in poly-Si0.8Ge0.2 during the
900°C annealing is therefore speculated. The ratio between Npoly-bulk
and Npoly-physical represents the dopant activation rate. An activation
rate of 95% was found in poly-Si0.8Ge0.2 and only 37% in poly-Si for
an implant dose of 3 3 1015 cm-2. From this observation, for a given
amount of poly-gate depletion, a lower implant dose can be used in
poly-Si0.8Ge0.2 devices than poly-Si devices. 
Conclusion
Poly-Si0.8Ge0.2 and poly-Si gate NMOS capacitors with very thin
gate oxides were fabricated and their PDE were studied. For the same
doping level, poly-Si0.8Ge0.2 provides lower sheet resistance, higher
activation rate, and higher active dopant concentration near the gate-
Figure 2. (Qinv,SiGe/Qinv,Si) vs. (Vg-Vt) for various oxide thicknesses. Up to
6.5% current gain can be achieved in poly-Si0.8Ge0.2 devices with ~35 Å gate
oxide when operated at Vg - Vt = 1.5 V.Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution sdielectric interface. Improvement in PDE characteristics was observed
for poly-Si0.8Ge0.2 devices as compared to poly-Si gate devices. As a
result, poly-Si0.8Ge0.2 devices provide more inversion charge and
therefore potentially provide higher current drive in MOS transistors. 
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Figure 3. Comparison of measured C-V data and simulation results. Note
that in accumulation and depletion regions, the simulated C-V characteristics
hardly change for various active doping levels. However in strong inversion,
the simulated characteristics exhibit strong dependence on the Npoly-inter dop-
ing levels. The extracted gate oxide thickness -38 Å is very close to the phys-
ical thickness -38.4 Å measured by optical ellipsometer.
Figure 4. Doping characteristics of poly-gates. Npoly-inter and Npoly-bulk were
extracted from simulations and Hall measurements, respectively. While Npoly-
physical was calculated from the implant dose divided by the film thickness. ubject to ECS license or copyright; see http://www.ecsdl.org/terms_use.jsp
